parity, ecc, rdimms and udimms Flashcards

1
Q

what does parity memory do?

A

checks for memory but doesnt correct error

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

what forms a memory bank?

A

8 memory chips on a module forms a bank

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

for every byte, how much is stored in a cell?

A

one bit

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

what does ecc memory do?

A

it can correct errors

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

what makes the ecc valid and continues processing?

A

if all algorythms are 0

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

how does a error get corrected in a ecc?

A

if in a byte a bit has an error then it can be corrected

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Commonly speaking, what does single and double sided memory mean?

A
single- memory one one side of module
double- memory on both sides of the module
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

what switches sides in a double sided memory?

A

memory controller

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

what is the advantage of double sided memory?

A

has double the memory with half the physical space

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

what is the advantage of single sided memory?

A

doesnt require switching

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

like what does memory controller transfer chunks of info?

A

System bus width

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

what is the chunk size of a standard memory controller?

A

64 bit

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

why is single channel crap?

A

because cpu and ram operate faster and the single channel acts as a bottleneck

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

how does dual channel and triple channel ease bottleneck?

A

it transfer data in a sychronised fashion and in parralel

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

what helps implement the channels?

A

the mb and memory modules

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

when can make you lose performance in channels?

A

two modules in a triple channel mb

17
Q

what do you have to make sure of with memory modules?

A

that they are fully compatible in every way

18
Q

what is buffer know as?

A

temporary storage area

19
Q

give an example of a buffer?

A

NETWORK INTERFACE BUFFER CAN STORE PACKETS COMING IN WHEN CPU IS BUSY

20
Q

what is buffer charcterised as?

A

multiple cells, each of which a bit of info is stored

21
Q

what is ecc a form off?

A

udimm

22
Q

what do rdimms store?

A

has specialised chips that can buffer (store) all signals from memory controller and at times

23
Q

what is load reduced dimm?

A

form of dimm that maintains parralel comm so no need of switching from series to parralel

24
Q

how is lrdimms better than udimms?

A

supports more memory

25
Q

what can rdimms and udimms be based on?

A

ecc or non ecc